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Abstract—A methodology to quantify the degradation at circuit
level due to negative bias temperature instability (NBTI) has
been proposed in this work. Using this approach, a variety of
analog/mixed-signal circuits are simulated, and their degradation
is analyzed. It has been shown that the degradation in circuit
performance is mainly dependent on the circuit configuration and
its application rather than the absolute value of degradation at the
device level. In circuits such as digital-to-analog converters, NBTI
can pose a serious reliability concern, as even a small variation in
bias currents can cause significant gain errors.
Index Terms—Analog/mixed-signal circuits, circuit lifetime, neg-
ative bias temperature instability (NBTI), pMOSFET degradation,
threshold-voltage shift.
I. INTRODUCTION
NEGATIVE bias temperature instability (NBTI) occurs inp-channel MOS devices stressed with negative gate bias
at elevated temperatures. The impact of NBTI degradation on
MOS circuit behavior is generally studied for digital circuit per-
formance degradation [1]–[8], as digital circuits are usually sub-
jected to enhanced gate and drain voltages which are compa-
rable to the supply voltage. In addition to digital circuits, NBTI
is reported to be a major reliability concern for analog circuits
as has been shown by device-level characterizations for various
analog performance parameters [9]–[12]. This is primarily due
to the recent introduction of surface-channel pMOSFETs for
analog circuits [6], [13], as most of the circuit blocks (digital
and analog) are fabricated on the same chip for system-on-chip
(SOC) applications.
NBTI degradation in MOSFETs is explained by the reac-
tion-diffusion model mentioned in [14]–[19]. According to the
standard reaction–diffusion (RD) model for NBTI, for a nega-
tively biased pMOS transistor, the holes in the inversion layer
react with the Si-H bonds at the Si/SiO interface. This leads
to the dissociation of the Si-H bonds and results in Si- dangling
bonds at the interface. The generated hydrogen species diffuse
away from the interface toward the polysilicon gate. In the ab-
sence of holes near the interface, a reverse reaction takes place
in which hydrogen species diffuse back to the Si/SiO interface
and react with Si- bonds to anneal the generated interface states
[20]–[24]. For this reason, it is important to take into account the
effect of annealing in the circuit-level degradation studies. It has
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also been shown recently that the digital circuit lifetime, deter-
mined by static NBTI degradation, greatly underestimates the
actual circuit lifetime by overlooking the electrical passivation
during normal operation of digital circuits [21]. The NBTI re-
verse reaction, during low output phase of an inverter, has been
postulated as a reason for electrical passivation and subsequent
recovery of NBTI degradation in pMOSFETs [22]–[24]. The
NBTI degradation study at dynamic stress conditions and subse-
quent frequency dependence suggests almost a complete anneal
of NBTI degradation and an overly enhanced lifetime for digital
circuits [20], [21], [23]. A postrecovery response of stress is crit-
ical in digital circuits, as a continuous dc stress is seldom seen.
In the case of analog circuits, dc biasing voltages always exist
irrespective of the input signal. In addition to the applied dc gate
and drain voltages, a high temperature may also exist on the chip
because of the high-density digital circuitry on the same chip.
This would result in a continuous NBTI stress in analog circuits
but with minor electrical passivation and subsequent anneal.
NBTI is a significant concern for analog circuits since
many analog operations require matched device pairs and
mismatches induced by NBTI could cause circuit failure. Typ-
ically, time-zero mismatch in paired devices is minimized by
techniques like common-centroid layout. It has been observed
that the parametric shift in pMOS devices due to NBTI can
be significantly higher than the desired zero-time matching.
Usually, a percentage change in is defined as a parametric
failure for analog circuit operations [9]. Although analog
circuits are not subjected to high gate and drain bias voltages
during circuit operation, less tolerance (in some circuits) and
continuous dc stress can impose a fundamental limit to the
analog circuit reliability due to NBTI.
In this paper, a detailed investigation of the threshold voltage
degradation and the consequent BSIM parameter variation is
used to study the effect of NBTI on analog circuit reliability. The
implication of NBTI stress on different analog circuit topologies
is systematically investigated for the first time as part of this
work.
II. DEVICE FABRICATION AND EXPERIMENT
The devices studied in this work are p-channel conventional
MOSFETs fabricated using bulk CMOS technology. Gate oxide
(3.8 nm) was grown in dry O followed by in situ N O anneal.
Shallow SDE regions were formed using BF implantation. The
p-channel MOSFETs used in this study have p poly Si gate; a
PMA in forming gas was performed on all devices. The stress
measurements are performed on pMOS devices. Stressing was
done at logarithmic time intervals, which were interrupted
periodically to measure and charge-pumping current.
0018-9383/$20.00 © 2005 IEEE
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Fig. 1. Time evolution of interface state generation for the pMOS devices
stressed at various gate voltages.
The measurements were used to monitor the changes in the
gate threshold voltage and interface-state density .
The applied gate stress ranges from 3.0 to 5.0 V.
Channel lengths of the devices ranged from 0.16–2 m. The
stress and measurement temperatures were varied from 25 C
to 150 C. The degradation of pMOSFET is observed
from a shift in gate voltage which gives a drain current of
0.1 A W/L. After each stress duration, threshold voltage
shift and charge pumping current measurements were
performed to determine the generated oxide charge and in-
terface states. To minimize the measurement delay between
two successive stress points, charge pumping currents were
measured at a fixed pulse height, and threshold voltages were
measured by taking a few data points at 0.1 V
close to the initial . The charge pumping current and
threshold voltage degradation measurements are performed on
identically stressed different pMOSFETs.
III. EXPERIMENTAL RESULTS
A. Device Degradation Due to NBTI
The negative bias temperature stressed threshold voltage
degradation for pMOSFETs as a function of time is shown in
Fig. 1. The threshold voltage degradation of pMOSFETs
shows a time-dependent exponential in the range of 0.20–0.25.
The applied stress gate voltages are scaled to result in an oxide
field in the range of 5–9 MV/cm. Usually, the transistors in
an analog circuit are operated with effective gate voltages
of several hundred millivolts to ensure
the required input signal swing and the linearity. Further, for
system-on-chip (SoC) applications, high temperatures may
exist on the chip due to the high package density, which aggra-
vates the NBTI. This causes a considerable shift in threshold
voltages at normal analog operating voltages. As we shall show
in this work, less tolerance (in some circuits) and continuous
dc stress can impose a fundamental limit to the analog circuit
reliability due to NBTI. For short channel devices, the stress
conditions might result in nonuniform or inhomogeneous
degradation along the channel [25], but for longer channel
cases this inhomogeneous degradation is negligible [26]. So,
one can assume a uniform degradation along the channel
length. The analog device operation could also result in channel
Fig. 2. Operational time as a function of threshold voltage variation (V )
for different operating voltages at T = 125 C. Here V represents the
source-gate voltage for the pMOS device.
Fig. 3. Correlation of threshold voltage degradation to interface state
generation for 3.8-nm oxide pMOSFETs stressed at T = 125 C and various
gate stress voltages.
hot carrier (CHC) stress in addition to NBTI stress, but it has
been observed that degradation due to NBTI is much more
compared to degradation due to CHC for the temperatures,
oxide thickness, and channel lengths involved [26]. The scaled
time dependencies of a pMOS transistor at different operating
voltages are shown in Fig. 2. The degradation in Fig. 2 is
extrapolated by scaling the gate voltages to the typical analog
operating voltages. The extrapolation is done by using
(1)
where , , and are the experimentally determined fitting
parameters. is calculated to be 0.145 eV and is 0.75 for
the devices under study. It has been found that n varies between
0.19 0.26 for the devices under study. Equation (1) is formu-
lated by considering that NBTI is dependent on hole density
and the hole tunneling probability at the interface. The field-de-
pendent tunneling probability is proportional to [15],
[27]. Assuming that degradation mechanism explained by re-
action-diffusion (RD) equations holds at all gate voltages, the
extrapolation technique gives an estimate of the device degrada-
tion with time under analog operating conditions. Fig. 3 shows
the correlation between to , and as can be inferred
from this data, the contribution of oxide traps to the
threshold voltage degradation is around 20%–25%. It has also
been reported that oxide trap generation is gate voltage
dependent with higher oxide trap generation taking place at
higher gate stress biases [18]. Hence, for the relatively lower
gate voltages under analog conditions, one can expect to see
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Fig. 4. Block diagram which illustrates the methodology to evaluate the impact of NBTI on analog circuits.
threshold voltage degradation mainly due to interface state gen-
eration. Consequently, the threshold voltage degradation due
to interface state generation can be written by the following
equation:
(2)
B. Simulation Methodology for Reliability Estimation
The effect of NBTI degradation at circuit level has been evalu-
ated using the stressed device degradation data and the unstressed
BSIM3v3.1 parameters extracted for the experimental devices
under study. For a stressed MOS device, the BSIM parameter
extraction involves a delay of few hundreds of seconds which
would result in the annealing of generated interface traps and
hence would give an incorrect set of BSIM parameters for nega-
tive bias stressed pMOSFETs. Therefore, to estimate the analog
circuit degradation independent of annealing, MOSFETs having
same process parameters as of the experimental devices are sim-
ulated using process simulations DIOS-ISETCAD [28] and the
output characteristics of the simulated devices are matched with
those of experimental devices. The motivation behind the whole
exercise is to create test structures for extracting the BSIM pa-
rameters without taking into account the parameter variation due
to device annealing during BSIM parameter extraction. Using
this experimental data and the ISE-TCAD simulation routines for
BSIMparameterextraction, theBSIMparameterswereevaluated
at different stress times for circuit simulations.
The circuit reliability estimation methodology followed in
this work using the device stress characterization data is illus-
trated in the form of a block diagram in Fig. 4. Since different
transistors in the circuit are biased differently, they also undergo
different amounts of degradation during the circuit operation.
This aspect is taken into account with the help of a generalized
device degradation model [given in (1)], which is used to predict
the different amounts of degradation for devices in a circuit. The
circuit of interest is initially simulated with unstressed BSIM pa-
rameters and the bias voltages so generated are used to obtain
the NBTI degradation (drift in ) in the device parameters.
Threshold voltage shift is correlated to interface states by (2)
and the subsequent degraded device is re-simulated to extract a
new set of BSIM parameters. Using this degradation data, BSIM
parameters are generated using TCAD simulations and the cir-
cuit is simulated once again to observe the degradation as well
as the new operating conditions. The degradation data is gen-
erated at logarithmic time intervals and the difference between
two successive time steps has been kept small enough that the
variation in bias conditions over the period is not significant.
For each set of degradation data, a new set of BSIM parame-
ters are extracted using TCAD simulations, which are used to
study the circuit performance degradation using SPICE under
the NBTI stress. The methodology explained above takes into
account the degradation in both and mobility because
of interface state generation as pMOSFETs are simulated with
appropriate mobility models. This methodology has been used
to study the effect of device degradation due to NBTI on var-
ious circuits such as current mirrors, comparator, op-amp, and
digital-to-analog converter (DAC).
IV. CIRCUIT DEGRADATION DUE TO NBTI
A. Current Mirrors
Analog integrated circuits often employ a constant current bi-
asing scheme using current mirrors. As a consequence, drifts in
the bias currents can cause a significant deviation in the per-
formance of an analog circuit. So, a variety of current mirrors
(shown in Fig. 5) were simulated using the above approach to
see the amount of drift in bias currents as a function of NBTI-in-
duced degradation. For sake of a fair comparison, all the
circuits shown in Fig. 5 were designed for a bias current
of 200 A and the effective gate voltages for all the de-
vices were kept around 0.3 V. The value of in each case was
adjusted to keep all the transistors in saturation and to pull a cur-
rent equal to .
In Fig. 5, three different current mirror configurations are pre-
sented which are analyzed for their NBTI performance. Fig. 5(a)
is a simple current mirror, which is used in applications where
a very high-output resistance is not needed. The circuit shown
in Fig. 5(b) is a cascode current mirror, which has higher output
impedance compared to a simple current mirror. Finally, the cir-
cuit in Fig. 5(c) is a constant biasing circuit and is used in
applications where stable transconductances are required [29].
In this circuit, a positive feedback is always maintained to match
all the transconductances to the conductance of a resistor (R).
Because of this reason, as long as the resistance (R) is constant,
the bias currents are maintained at a constant value irrespective
of the variations in , temperature, and supply voltage. Fig. 6
shows the variation of currents in the simple current mirror
[shown in Fig. 5(a)] as a function of NBTI-induced . As the
two transistors M and M undergo identical gate stress voltage,
will vary identically for both of them. It is clear from
Fig. 6 (left axis) that the output current follows the bias
current for the range considered. In Fig. 6 (right
axis) the variation in gate-to-source voltage for transis-
tors M and M is plotted during the NBTI stress. As can be
seen, the NBTI degradation causes a further increase in stress
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Fig. 5. SPICE simulated different current biasing circuits to study the effect
of device degradation on circuit performance. All dimensions are in microns.
The bias current (I ) is 200 A in all the circuits. The circuits are (a) simple
current mirror, (b) cascode current mirror and, (c) wide-swing current mirror
biasing circuit.
voltages, which therefore must be taken into account for life-
time prediction of circuits. Fig. 7 shows a comparison between
SPICE and mixed-mode simulations (in ISETCAD) for the cir-
cuit in Fig. 5(a). An excellent match between the SPICE and
mixed-mode simulations brings out the validity of our approach.
In Fig. 8 we compare the reliability performance of the three dif-
ferent types of current mirror circuits shown in Fig. 5. As shown
in Fig. 8, the cascode current mirror [Fig. 5(b)] shows the max-
imum drift ( 12.5%) in the output current for the same amount
of NBTI-induced degradation, while the constant bi-
asing circuit [Fig. 5(c)] shows the least degradation ( 1%). The
highest degradation in the cascode current mirror can be ex-
Fig. 6. Drifts in (left axis) operating currents and (right axis) voltages as a
function of V . The o/p current almost follows the bias current for the given
V range with a 5% increase in the operating voltages.
Fig. 7. Comparison of SPICE and mixed-mode simulations for the current
biasing circuit shown in Fig. 4(a). Mixed-mode simulations are performed
in DESSIS-ISETCAD. An excellent match between our approach for circuit
reliability estimation and the mixed-mode simulations is observed.
Fig. 8. Comparison showing the drifts in output currents for various biasing
circuits shown in Fig. 4. The observed current variation is different for various
circuits under study for the same amount of NBTI-induced V degradation.
plained by considering that there are two diode connected tran-
sistors in series and hence the change in voltage across the bi-
asing resistor is a result of change in the ’s of two transistors
(M andM ). The least degradation observed in the constant
biasing circuit [Fig. 5(c)] is a result of the positive feedback,
which takes care of the variation due to NBTI. However,
as we shall show in the later part of this paper, in circuits like
DACs, even a 1% variation in the biasing currents can cause sig-
nificant drift in the output characteristics. It is, therefore, clear
from Fig. 8 that for the same amount of variation due to
NBTI, different current mirror configurations behave differently
and hence must be chosen depending on the application.
B. Operational Amplifier
The schematic shown in Fig. 9 is a simple two-stage CMOS
operational amplifier. The circuit was designed for the specifica-
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Fig. 9. Two-stage CMOS operational amplifier, simulated in SPICE. The parameter specifications are given in Table I. All dimensions are in microns.
TABLE I
TWO-STAGE CMOS OPAMP PARAMETER SPECIFICATIONS. THE CIRCUIT
DIAGRAM IS SHOWN IN FIG. 8
Fig. 10. Variations in dc operating conditions as a function of V for the
two-stage op-amp shown in Fig. 8. No significant change is observed in the
biasing currents.
tions mentioned in Table I. The circuit was simulated to see the
variations in dc biasing currents because of NBTI-induced
degradation. As the transistors M , M , M , and M undergo
identical gate voltage stressing, for them degrades identi-
cally. However, the input transistor pair M and M undergoes
a higher amount of stress because of the body effect, since the
bodies of these transistors are tied to the supply voltage. Fig. 10
shows the variations in bias currents and bias voltages because
of variations in M , M , M and M . Similarly variations
in dc gain and the unity gain frequency are shown
in Fig. 11. Interestingly an increase in of about 3% has
been observed due to the reduction in bias currents. Thus, the
two-stage op-amp did not show a significant deviation in its pa-
rameters for the range considered in this work. This can
Fig. 11. Variations in (left axis) unity gain frequency and (right axis) dc gain
due toV degradation. A 3% increase in gain is observed due to the reduction
in bias currents.
Fig. 12. Input referred offset voltage variation of circuit shown in Fig. 8 as a
function of V (left axis). The analysis is done by biasing the gate of M to
V =2 and the gate of M to ground. The difference between the stress voltages
is also plotted (right axis).
be explained from the fact that the constant biasing circuit
employed in the op-amp keeps the biasing currents constant, by
adjusting the gate voltages, when there is an NBTI-induced shift
in the threshold voltage.
C. Comparator
The op-amp circuit in Fig. 9 is also simulated as a comparator
with unequal stressing voltages on M and M to see the vari-
ations in input referred offset voltage . In this analysis
the negative terminal (gate of M ) is kept fixed at ,
and the other terminal (gate of M ) is varied from 0 to .
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Fig. 13. Current steering DAC intended for high-speed applications. A six-bit DAC has been implemented using SPICE.
While doing so, it has been observed that the maximum stress
on M occurs when is at 0 V. So, keeping at 0 V and
at , the variation in offset voltage is plotted
in Fig. 12 as a function of . Fig. 12 (left axis) shows the
variation of input referred offset voltage as a function of
(of M , M , M , and M ), while Fig. 12 (right axis)
shows the difference between gate voltages of M and M . The
unequal stressing in M and M therefore must be taken in to ac-
count to effectively determine the circuit behavior due to NBTI.
As can be seen from Fig. 12, the degradation becomes consid-
erable when the op-amp circuit considered in Fig. 9 is used as a
comparator. This is an important consideration to keep in mind
since the same circuit behaves differently from the NBTI point
of view when used for a different application.
D. Current Steering Digital-to-Analog Converter
The schematic diagram of a current steering digital to analog
converter is shown in Fig. 13. This configuration of DAC is gen-
erally intended for high data rate applications. For biasing pur-
poses, we have used the circuit shown in Fig. 5(c) (not shown
in Fig. 13), which has been shown to have excellent stability
against NBTI variations. The normalized output voltage of the
DAC is given by (3).
(3)
where is the change in biasing current, the number of
bits, and the decimal equivalent of the i/p digital word. The
maximum output error which occurs at is
shown in (4) and the maximum allowable error (1/2 LSB) is as
follows:
1 1
2
(4)
1
2
1
2
(5)
A six-bit DAC (of the configuration shown in Fig. 13) has
been simulated and the transfer characteristics along with
the error voltage for different ’s are plotted as shown
in Fig. 14. It can be observed from the figure that the max-
imum error voltage is almost reaching the allowed error of
1/2 LSB for a digital input of 64 at a as low
as 40 mV. Thus, variations in biasing currents due to NBTI re-
sulted in a gain error for the DAC. However, mismatch between
Fig. 14. Transfer characteristics of the six-bit DAC shown in Fig. 13. The
inset shows the output error voltages for different threshold voltage variations.
Degradation is identical in all the current mirrored pMOS devices.
current mirror paired devices M M M can cause non-
linear errors [11]. But, as all these devices undergo identical
gate biasing, NBTI-induced mismatch is not considerable and
also they degrade identically. Thus, for circuits like this DAC,
NBTI induces gain errors rather than nonlinear errors.
V. CONCLUSION
A methodology to quantify the degradation at circuit level
due to NBTI has been illustrated. Using this approach, cur-
rent mirror circuits, op-amp, comparator, and a digital-to-analog
converter are simulated for their NBTI reliability performance
and their degradation is analyzed. It has been shown that the
degradation in circuit performance is mainly dependent on its
configuration and application rather than the absolute degrada-
tion at the device level. In circuits such as digital-to-analog con-
verters, NBTI can pose a serious reliability concern as even a
small variation in bias currents can cause significant gain er-
rors. The general framework proposed in this work can also be
extended for mapping different device-level reliability issues to
the circuit performance degradation.
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